ABSTRACT For realizing of Ge complementary metal-oxide-semiconductor with a Ge gate stack with thin equivalent oxide thickness, low interface state density (D it ) and high reliability. In this paper, we examine the slow trap behaviors in the ALD high-k materials including Al 2 O 3 , Y 2 O 3 , HfO 2 , and La 2 O 3 on GeO x /Ge interfaces, where the GeO x interfacial layers are formed by plasma pre-oxidation. The C-V curves, D it and slow trap density of the high-k/GeO x /n-and p-Ge MOS capacitors are evaluated and compared. The Ge 3d spectra in X-ray photoemission spectroscopy are also compared among the 
I. INTRODUCTION
Since the scaling of Si complementary metal-oxidesemiconductor (CMOS) has been approaching the physical limit year by year, a Ge channel with higher electron and hole mobility than Si can be a replacement suitable for enhancement of higher performance CMOS with low power supply voltage [1] . Here, one of the critical challenges for fabrication Ge-MOSFETs is to satisfy the requirements on Ge gate stacks such as thin equivalent oxide thickness (EOT), low interface state density (D it ), high channel mobility and superior long term reliability [2] - [11] .
Al 2 O 3 /GeO x /Ge and HfO 2 /Al 2 O 3 /GeO x /Ge structures fabricated by plasma post oxidation (PPO) have been reported as one of the realistic gate stacks with very thin EOT [12] - [15] . Here, electron cyclotron resonance (ECR) oxygen plasma has been employed to form the GeO x /Ge interfacial layers through oxidizing the Ge interfaces through the Al 2 O 3 /Ge and HfO 2 /Al 2 O 3 /Ge structures. The MOS gate stacks with 1-nm-thick or thinner EOT and low D it of ∼10 11 eV −1 cm −2 have been obtained. However, a large amount of slow traps existing at the Ge MOS interfaces and resulting poor bias-temperature instability (BTI) characteristics have been becoming one of the most critical remaining issues for Ge CMOS realization [16] - [18] .
In order to reduce the slow trap density, understanding of the physical origins of slow traps is indispensable. Recent studies have reported that the defects in Al 2 O 3 [17] - [20] and Ge oxides [21] - [23] could be the physical origins of slow traps in Al 2 O 3 /GeO x /Ge MOS structure. We recently examined the slow trap behaviors of ALD Al 2 O 3 /GeO x /nand p-Ge MOS interfaces with changing the thicknesses of Al 2 O 3 and GeO x [21] , [23] . It has been found that the main slow traps of electrons, responsible for the hysteresis in the Al 2 O 3 /GeO x /n-Ge interfaces, can locate near the GeO x /Ge interfaces [21] , while the main slow traps for holes, responsible for the hysteresis in the Al 2 O 3 /GeO x /p-Ge interfaces, can locate near the Al 2 O 3 /GeO x interfaces [23] .
Also, we compared the slow trap density ( N st ) of ALD Al 2 O 3 /GeO x /n-and p-Ge MOS formed by pre-oxidation of Ge and PPO. It has been found, as a result, that some amount of slow traps are additionally generated during the PPO process near conduction band side, suggesting that any reaction of Al 2 O 3 and GeO x and/or inter-diffusion of Al atoms in GeO x interfacial layers can create slow traps during PPO [23] . These results mean that the formation of the GeO x interfacial layers by pre-oxidation is more suitable with a same level D it for high reliability Ge gate stacks than those formed by PPO. However, post Al 2 O 3 ALD on GeO x /Ge formed by plasma pre-oxidation is hard to continue the EOT scaling [24] - [28] . Thus, higher-k materials are needed to further scale the Al 2 O 3 /GeO x /Ge gate stacks. However, the impact of different high-k materials on N st in the high-k/GeO x /Ge MOS interfaces has not been examined yet.
In [23] . Also, we investigate the difference in the properties of interface traps and slow traps between n-and p-Ge MOS interfaces. In addition, the high k/GeO x /Ge structures are analyzed by X-ray photoemission spectroscopy (XPS) in order to obtain the understanding of the physical origin of slow traps in the high-k/GeO x /Ge gate stacks. Figure 1 shows the structure of fabricated Au/Al 2 O 3 , Y 2 O 3 , HfO 2 and La 2 O 3 /GeO x /Ge gate stacks by plasma preoxidation, used in this study. Here, the amount of slow traps in these MOS interfaces is evaluated by changing post ALD high-k materials in order to study the effects of the different high-k materials on the slow trap properties. The thickness of Al 2 O 3 , Y 2 O 3 , HfO 2 or La 2 O 3 was 10 nm. The thickness of GeO x formed by plasma pre-oxidation, evaluated by ellipsometry, was 1.4 nm. The device fabrication flow is also shown in Fig. 1 . First, n-and p-type (100) Ge wafers with a donor and acceptor concentration, respectively, of 10 16 cm −3 were cleaned by de-ionized water, acetone and HF. After the pre-cleaning, plasma pre-oxidation was performed by using ECR plasma of Ar (9 sccm) and O 2 (3 sccm) at 300 • C under microwave power of 650 W. Here, the oxidation time was 10 s in order to form 1. Water was used as the oxidant. Post deposition annealing (PDA) was performed for 30 min at 400 • C in N 2 ambient, which is the same as the conditions verified by the previous works [29] , [30] , followed by the formation of 100-nm-thick Au gate electrodes and 100-nm-thick Al back contacts by thermal evaporation. D it was evaluated by the conductance method. The slow trap density ( N st ) was evaluated from the hysteresis in the C-V sweep as a function of the effective oxide field (E ox ).
II. EXPERIMENTAL
Here, E ox and N st were determined [18] by Figure 2 shows the C-V curves of the 10-nm-thick Al 2 O 3 , Y 2 O 3 , HfO 2 and La 2 O 3 /1.4-nm-thick GeO x /n-and p-Ge MOS capacitors with ECR plasma oxidation prior to ALD high-k films deposition. The C-V curve of Al 2 O 3 /GeO x /n-Ge has larger flat band voltage (V fb ) shift than those of the other high-k materials, meaning that more negative charges are included in ALD Al 2 O 3 films or the interfaces. It is observed, however, that the hysteresis of the Al 2 O 3 /GeO x /n-or p-Ge MOS interfaces is significantly smaller than the HfO 2 and Y 2 O 3 ones. Also, the La 2 O 3 /GeO x /Ge MOS capacitors have the largest capacitance value among all of the capacitors, while also shows a very small hysteresis. This result suggests that La 2 O 3 can be a good choice for the Ge gate stacks with low defect densities.
III. RESULTS AND DISCUSSION
Here, accurate evaluation of D it from C-V curves is not easy for Ge MOS interfaces at room temperature, because of the strong minority carrier response due to the narrow band gap of Ge [31] . So, we used the low temperature conductance method. Here, temperature was varied from 180 K to 250 K. Also, surface potential fluctuation (σ s ) was taken into account by the equation,
[32] Figure 3 shows the energy VOLUME 6, 2018 951 On the other hand, N st of the La 2 O 3 /GeO x /Ge structure has the different E ox dependence from the other structures. Here, N st does not increase or even decreases with increasing E ox , resulting in the smaller hysteresis in higher E ox . properties have already been reported in La 2 O 3 /InGaAs gate stacks [33] , [34] . In order to examine the physical origins of the increase in the slow trap density in high-k/GeO x /Ge interfaces, we measured the Ge 3d XPS spectra for the 1-nm-thick Al 2 O 3 , Y 2 O 3 , HfO 2 and La 2 O 3 /1.4-nm-thick GeO x /Ge structures with plasma pre-oxidation. The results are shown in Fig. 5 . We can observe peaks around a binding energy higher by ∼3 eV from that of the Ge 0 peak, attributed to Ge oxides, for all the ALD high-k films. These peak energies and the peak shape are quite similar to that of the Al 2 O 3 /GeO x /Ge structure, suggesting that ALD Y 2 O 3 , HfO 2 and La 2 O 3 films have no significant influence on the structures of the GeO x interfacial layers through the diffusion and/or reactions of Y, Hf and La atoms incorporated in the high-k films. In addition, it might be unlikely to consider that diffused high-k atoms newly create slow traps near the GeO x /Ge interfaces, because the D it values has almost no change among the Al 2 O 3 , Y 2 O 3 , HfO 2 and La 2 O 3 /GeO x /Ge MOS interfaces, as shown in Fig. 3 .
As a result, the additional increase in N st in the Y 2 O 3 , HfO 2 and La 2 O 3 /GeO x /Ge MOS interfaces are attributable to the contribution of slow traps included in the ALD high-k materials and/or high-k/GeO x interfaces. Finally, we summarize a schematic diagram of possible locations of slow traps in the Al 2 O 3 /GeO x /n-and p-Ge MOS interfaces and Y 2 O 3 , HfO 2 and La 2 O 3 /GeO x /n-and p-Ge MOS interfaces with plasma pre-oxidation, as shown in Fig. 6 . The slow traps for electrons can locate near the GeO x /Ge MOS interfaces, which has been previously VOLUME 6, 2018 953
clarified by evaluating N st in the Al 2 O 3 /GeO x /n-Ge MOS capacitors and n-MOSFETs with the different thickness of Al 2 O 3 and GeO x [21] , as shown in Fig. 6(a) 
